

2

PATENT – AMENDMENT AFTER FINAL
Response Under 37 C.F.R. 1.116 – Expedited
Procedure – Examining Group 2187

Amendments to the Claims

Please amend claims 1, and 20, as shown below. The currently pending claims after amendment are listed below.

1. (Currently Amended) A method for increasing communication efficiency in a multi-processor system, comprising:

snooping, at a processor having a transition cache and at least one level of cache associated therewith, a first command on a system bus, said system bus providing communication between processors in said multi-processor system, said first command requesting invalidation of a cache line;

generating a second command in response to said first command at one of said levels of cache which stores said cache line if a memory image coherency state for said cache line indicates that said cache line includes modified data, said second command instructing that said cache line be castback;

transferring said second command and said cache line from said one of said levels of cache to said transition cache in response to said first command;

invalidating said cache line in each level of cache associated with said processor that stores said cache line;

snooping a system response to said first command at said processor, said snooping a system response step being performed after said invalidating step; and

processing said second command at said processor based on said system response to said first command;

wherein said processing step converts said second command to a third command in said transition cache if said system response to said first command is a retry, said third command requesting that said cache line be stored in a main memory of said multi-processor system, and

Docket No.: ROC9-1997-0187-US2
Serial No.: 09/866,981

3

PATENT – AMENDMENT AFTER FINAL
Response Under 37 C.F.R. 1.116 – Expedited
Procedure – Examining Group 2187

1 discards said second command without issuing a bus command if said system response to said
2 first command indicates normal completion of said first command.

1 2. (Original) The method of claim 1, wherein said processing step discards said second
2 command and said cache line from said transition cache when said system response to said first
3 command is not a retry.

3-9 (Cancelled)

1 10. (Previously Presented) A method for increasing communication efficiency in a multi-
2 processor system, comprising:

3 storing a non-exclusive command associated with a real address in a transition cache of a
4 processor;

5 snooping, at said processor, a command on a system bus providing communication
6 between processors in said multi-processor system, said snooped command being associated with
7 said real address;

8 determining, at said transition cache, whether data has started to arrive at said transition
9 cache in response to said non-exclusive command; and

10 generating a snoop response at said transition cache to said snooped command based on a
11 result of said determining step;

12 wherein said generating step does not generate a retry snoop response when said
13 determining step determines that data has not started to arrive at said transition cache in response
14 to said non-exclusive command.

Docket No.: ROC9-1997-0187-US2
Serial No.: 09/866,981

4

PATENT - AMENDMENT AFTER FINAL
Response Under 37 C.F.R. 1.116 - Expedited
Procedure - Examining Group 2187

- 1 11. (Original) The method of claim 10, wherein said generating step generates a retry snoop
2 response when said determining step determines that data has started to arrive at said transition
3 cache in response to said non-exclusive command.
- 1 12. (Previously Presented) The method of claim 10, further comprising:
2 updating a memory coherency image state for said non-exclusive command at said
3 transition cache based on said snooped command when said determining step determines that data
4 has not started to arrive at said transition cache in response to said non-exclusive command.
- 1 13. (Previously Presented) A method for increasing communication efficiency in a multi-
2 processor system, comprising:
3 storing a non-exclusive command associated with a real address in a transition cache of a
4 processor;
5 snooping, at said processor, a command on a system bus providing communication
6 between processors in said multi-processor system, said snooped command being associated with
7 said real address;
8 determining, at said transition cache, whether data has started to arrive at said transition
9 cache in response to said non-exclusive command; and
10 generating a snoop response at said transition cache to said snooped command based on a
11 result of said determining step;
12 wherein said generating step generates a retry snoop response when said determining step
13 determines that data has started to arrive at said transition cache in response to said non-exclusive
14 command.

Docket No.: ROC9-1997-0187-US2
Serial No.: 09/866,981

5

PATENT – AMENDMENT AFTER FINAL
Response Under 37 C.F.R. 1.116 – Expedited
Procedure – Examining Group 2187

1 14. (Previously Presented) A method for increasing communication efficiency in a multi-
2 processor system, comprising:

3 receiving, at a processor, a first command on a system bus, said system bus providing
4 communication between processors in said multi-processor system, said first command requesting
5 a cache line;

6 transferring said requested cache line from a cache associated with said processor to a
7 transition cache in said processor as part of a response to said first command;

8 updating a memory coherency image state associated with said cache line in each cache
9 associated with said processor that stores said cache line;

10 snooping a system response to said first command on said system bus; and

11 processing said requested cache line at said processor based on said system response;

12 wherein said processing step converts said response to said first command into a second
13 command for writing said requested cache line in a main memory of said multi-processor system
14 when said system response to said first command is a retry and said memory coherency image
15 state for said requested cache line in said cache which transferred said requested cache line to said
16 transition cache indicated modified data in said requested cache line prior to said updating step.

1 15. (Original) The method of claim 14, wherein said processing step outputs said requested
2 cache line on said system bus when said system response to said first command is not a retry.

16. (Cancelled)

Docket No.: ROC9-1997-0187-US2
Serial No.: 09/866,981

6

PATENT – AMENDMENT AFTER FINAL
Response Under 37 C.F.R. 1.116 – Expedited
Procedure – Examining Group 2187

1 17. (Previously Presented) The method of claim 15, wherein said processing step discards
2 said response to said first command when said system response to said first command is a retry
3 and said memory coherency image state for said requested cache line in said cache which
4 transferred said requested cache line to said transition cache does not indicate modified data in
5 said requested cache line prior to said updating step.

18. (Cancelled)

1 19. (Previously Presented) The method of claim 14, wherein said processing step discards
2 said response to said first command when said system response to said first command is a retry
3 and said memory coherency image state for said requested cache line in said cache which
4 transferred said requested cache line to said transition cache does not indicate modified data in
5 said requested cache line prior to said updating step.

Docket No.: ROC9-1997-0187-US2
Serial No.: 09/866,981

7

PATENT – AMENDMENT AFTER FINAL
Response Under 37 C.F.R. 1.116 – Expedited
Procedure – Examining Group 2187

20. (Currently Amended) A multi-processor system, comprising:

at least first and second processors;

a system bus providing communication between said first and second processors;

a bus arbiter generating system responses to commands on said system bus; and wherein

said first processor has at least one level of cache associated therewith, a system bus controller controlling communication between said first processor and said system bus, and a transition cache serving as an interface between each level of cache and said system bus controller;

one of said levels of cache associated with said first processor stores a cache line having a memory coherency image state indicating that said cache line includes modified data, and generates a castback command and transfers said castback command and a copy of said cache line to said transition cache when said first processor snoops a first command on said system bus that requests invalidation of said cache line; and

each level of cache associated with said first processor that stores said cache line invalidates said cache line prior to said first processor snooping a system response to said first command;

wherein said transition cache converts said castback command to a second command if said system response to said first command is a retry, said second command requesting that said cache line be stored in a main memory of said multi-processor system, and wherein said transition cache discards said castback command without issuing a bus command if said system response to said first command indicates that said first command completed normally.

21. (Original) The system of claim 20, wherein said transition cache discards said castback command and said cache line when said system response to said first command is not a retry.

22-28 (Cancelled)

Docket No.: ROC9-1997-0187-US2
Serial No.: 09/866,981

8

PATENT - AMENDMENT AFTER FINAL
Response Under 37 C.F.R. 1.116 - Expedited
Procedure - Examining Group 2187

1 29. (Previously Presented) A multi-processor system, comprising:

2 at least first and second processors;

3 a system bus providing communication between said first and second processors;

4 a bus arbiter generating system responses to commands on said system bus; and wherein

5 said first processor includes at least one level of cache associated therewith, a system bus
6 controller controlling communication between said first processor and said system bus, and a
7 transition cache controlling and tracking communication between each level of cache and said
8 system bus controller; and

9 said transition cache determines whether data has started to arrive at said transition cache
10 in response to a non-exclusive command, which is associated with a real address, stored therein
11 when said first processor snoops a command on said system bus which is associated with said real
12 address, and generates a snoop response to said snooped command based on said determination;

13 wherein said transition cache does not generate a retry snoop response when data has not
14 started to arrive at said transition cache in response to said non-exclusive command.

1 30. (Original) The system of claim 29, wherein said transition cache generates a retry snoop
2 response when data has started to arrive at said transition cache in response to said non-exclusive
3 command.

1 31. (Original) The system of claim 29, wherein said transition cache updates a memory
2 coherency image state for said non-exclusive command based on said snooped command when
3 data has not started to arrive at said transition cache in response to said non-exclusive command.

Docket No.: ROC9-1997-0187-US2
Serial No.: 09/866,981

9

PATENT - AMENDMENT AFTER FINAL
Response Under 37 C.F.R. 1.116 - Expedited
Procedure ~ Examining Group 2187

1 32. (Previously Presented) A multi-processor system, comprising:

2 at least first and second processors;

3 a system bus providing communication between said first and second processors;

4 a bus arbiter generating system responses to commands on said system bus; and wherein

5 said first processor includes at least one level of cache associated therewith, a system bus

6 controller controlling communication between said first processor and said system bus, and a

7 transition cache controlling and tracking communication between each level of cache and said

8 system bus controller; and

9 said transition cache determines whether data has started to arrive at said transition cache
10 in response to a non-exclusive command, which is associated with a real address, stored therein

11 when said first processor snoops a command on said system bus which is associated with said real
12 address, and generates a snoop response to said snooped command based on said determination;

13 wherein said transition cache generates a retry snoop response when data has started to
14 arrive at said transition cache in response to said non-exclusive command.

Docket No.: ROC9-1997-0187-US2
Serial No.: 09/866,981

10

PATENT – AMENDMENT AFTER FINAL
Response Under 37 C.F.R. 1.116 – Expedited
Procedure – Examining Group 2187

33. (Previously Presented) A multi-processor system, comprising:

at least first and second processors;

a system bus providing communication between said first and second processors;

a bus arbiter generating system responses to commands on said system bus; and wherein

said first processor has at least one cache associated therewith, a system bus controller controlling communication between said first processor and said system bus, and a transition cache controlling and tracking communication between each cache and said system bus controller;

said first processor receives a first command on said system bus requesting a cache line;

one of said caches associated with said first processor that stores said requested cache line copies said requested cache line to said transition cache as part of a response to said first command;

each cache associated with said first processor, that stores said requested cache line, updates a memory coherency image state associated with said requested cache line prior to snooping a system response to said first command; and

said first processor snoops said system response on said system bus to said first command, and processes said requested cache line based on said system response;

wherein said first processor converts said response to said first command into a second command for writing said requested cache line in a main memory of said multi-processor system when said system response to said first command is a retry and said memory coherency image state for said requested cache line in said cache which transferred said requested cache line to said transition cache indicated modified data in said requested cache line prior to said updating step.

34. (Original) The system of claim 33, wherein said first processor outputs said requested cache line on said system bus when said system response to said first command is not a retry.

Docket No.: ROC9-1997-0187-US2
Serial No.: 09/866,981

11

PATENT - AMENDMENT AFTER FINAL
Response Under 37 C.F.R. 1.116 - Expedited
Procedure - Examining Group 2187

35. (Cancelled)

1 36. (Previously Presented) The system of claim 34, wherein said first processor discards said
2 response to said first command when said system response to said first command is a retry and
3 said memory coherency image state for said requested cache line in said cache which transferred
4 said requested cache line to said transition cache does not indicate modified data in said requested
5 cache line prior to said updating step.

37. (Cancelled)

1 38. (Previously Presented) The system of claim 33, wherein said first processor discards said
2 response to said first command when said system response to said first command is a retry and
3 said memory coherency image state for said requested cache line in said cache which transferred
4 said requested cache line to said transition cache does not indicate modified data in said requested
5 cache line prior to said updating step.

Docket No.: ROC9-1997-0187-US2
Serial No.: 09/866,981